Design and standalone characterisation of a capacitively coupled HV-CMOS
  sensor chip for the CLIC vertex detector by Kremastiotis, I. et al.
Prepared for submission to JINST
Design and standalone characterisation of a capacitively
coupled HV-CMOS sensor chip for the CLIC vertex
detector
I. Kremastiotis,a,b,1 R. Ballabriga,a M. Campbell,a D. Dannheim,a A. Fiergolski,a
D. Hynds,a S. Kulis,a I. Pericb
aCERN,
Geneva, Switzerland
bKarlsruhe Institute of Technology,
Karlsruhe, Germany
E-mail: iraklis.kremastiotis@cern.ch
Abstract: The concept of capacitive coupling between sensors and readout chips is under study
for the vertex detector at the proposed high-energy CLIC electron positron collider. The CLICpix
Capacitively Coupled Pixel Detector (C3PD) is an active High-Voltage CMOS sensor, designed to
be capacitively coupled to the CLICpix2 readout chip. The chip is implemented in a commercial
180 nm HV-CMOS process and contains a matrix of 128 × 128 square pixels with 25 µm pitch.
First prototypes have been produced with a standard resistivity of ∼ 20 Ωcm for the substrate and
tested in standalone mode. The results show a rise time of ∼ 20 ns, charge gain of 190 mV/ke− and
∼ 40 e− RMS noise for a power consumption of 4.8 µW/pixel. The main design aspects, as well as
standalone measurement results, are presented.
Keywords: Analogue electronic circuits, Pixelated detectors and associated VLSI electronics,
Front-end electronics for detector readout, VLSI circuits
This work was carried out in the framework of the CLICdp collaboration.
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1 Introduction
The Compact Linear Collider (CLIC) vertex detector requirements [1] are stringent, both in terms
of performance and the challenging material budget, which is only 0.2% X0 per detection layer.
The material budget corresponding to the sensor and readout technology is only 100 µm of silicon.
Both the sensor and the readout ASICs have to be thinned down to about 50 µm each in order to
achieve this. In addition, as only air-flow cooling can be provided due to these material constraints,
the power consumption of the system is limited to 50 mW/cm2. This can be achieved by taking
advantage of the low duty cycle of the CLIC beam, allowing the introduction of a pulsed powering
scheme in order to keep the main driving stages of the front-end in a "power-off" state most of
the time, from which they can be powered on quickly for the duration of the collisions. Other
requirements for the CLIC vertex detector include the spatial resolution of ∼ 3 µm and a time-stamp
resolution of 10 ns. The pixel occupancy per bunch train is expected to reach up to 3%.
Designing High Voltage (HV-) CMOS devices involves placing all of the on-pixel functionality
inside a deep N-well, which both shields the electronics from the substrate (allowing the application
of a substantial bias voltage) and acts as the charge collection node. This substrate bias allows the
formation of a depletion region with a depth of several microns (depending on the wafer resistivity),
providing fast charge collection. Charge collected on the N-well can be processed on-pixel by
a Charge Sensitive Amplifier (CSA), and can then be digitised and read out either on the same
chip (monolithic detector [2]), or through coupling to a second readout chip [3]. Connecting the
two chips capacitively has the advantage of avoiding the complex and costly solder bump-bonding
process; the output signal of the HV-CMOS sensor is transferred to the input of the readout chip
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through a thin (a few µm) layer of glue applied between the two chips. On the other hand, this
approach adds complications compared to the use of a passive sensor, as it requires more elaborate
PCBs and wire-bonding schemes, due to the two ASICs operating simultaneously.
TheHV-CMOS technology has been investigated in the context of the vertex detector studies for
the proposed high-energyCLIC collider. A readout chip (CLICpix [4]) has been designed, fabricated
and tested extensively with a first-generation of capacitively coupled HV-CMOS sensors [5].
In this paper, the design of a new sensor chip, the CLICpix Capacitively Coupled Pixel Detector
(C3PD), is presented. The C3PD is designed to be compatible with the CLICpix2 [6] readout chip,
which is the successor of CLICpix and is based on the same front-end architecture as described
in [4]. In order to match the footprint of the CLICpix2, C3PD contains a matrix of 128 × 128 pixels
measuring 25 × 25 µm2, for a total matrix area of 3.2 × 3.2 mm2. The chip was fabricated in a
commercial 180 nm HV-CMOS process, using the standard substrate resistivity of ∼ 20Ωcm. This
is a triple-well process, with all PMOS and NMOS transistors enclosed within the deep N-well.
2 C3PD chip design
2.1 Design considerations
According to TCAD simulations [7], a thickness of the order of ∼ 10 µm is expected for the
depletion region with the standard substrate resistivity and a reverse bias of −60 V. The input of
the front-end is coupled to the deep N-well, so that the collected charge is integrated in the charge
sensitive amplifier. The output of the amplifying circuit is routed to the coupling pad in order to be
injected to the readout chip. A schematic cross-section of the assembly, including the wells where
the NMOS and PMOS transistors are placed as well as the coupling between the sensor and readout
chip, is shown in Figure 1.
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Figure 1: Schematic cross-section of a capacitively coupled assembly.
A limitation of the technology used for the sensor circuit design is that any P+ diffusion in the
N-well is coupled to the preamplifier input. The use of PMOS transistors is therefore minimised in
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order to avoid this parasitic coupling and to reduce undesired signal injection into the sensor.
In order to suppress out-of-time background hits in the detector, a time slicing of hits with 10 ns
accuracy is required for the readout chip [1]. To ensure that the output signal from the HV-CMOS
sensor will be fully integrated within the integration time of the CLICpix2 readout chip (∼ 50 ns),
a fast charge injection is needed and therefore a rise time of order 20 ns is aimed for.
Simulations of the coupling capacitance between the two chips (Cout in Figure 1) have shown
that the expected capacitance is ∼ 3 fF, for a measured pad distance of 3 µm. The space between
the pads is mainly occupied by the passivation layer of the C3PD chip, with a thin layer of glue
between the two chips [8].
Amost probable charge of 800 e− was assumed to be deposited by aMinimum Ionising Particle
(MIP) in the 10 µm thick depletion region, with collection via drift (without taking into account the
charge collected via diffusion). The charge gain of the amplifier should therefore be high enough
to transfer a charge well above the minimum that can be detected by the readout chip, in order to
compensate for charge sharing, straggling and to account for the expected noise levels of a few
tens of electrons (simulated, as well as measured noise levels will be discussed in section 3.2) and
possible uncertainty in the values expected from simulations. For a collected charge of 800 e− and
a charge gain of 120 mV/ke−, the pulse amplitude at the output of the sensor chip will be 96 mV.
Assuming a coupling capacitance of 3 fF, this pulse will inject ∼ 1.8 ke− at the input of the readout
chip, well above the simulated minimum threshold for the readout chip (∼ 600 e−). The detector is
therefore expected to be fully efficient.
An overview of the requirements for the C3PD chip is presented in Table 1.
Table 1: Requirements for the C3PD chip.
Requirement
Pixel size 25 × 25 µm2
Sensor thickness 50 µm (after thinning)
Rise time ∼ 20 ns
Charge gain > 120 mV/ke−
Power pulsing Required
2.2 Pixel design
The C3PD pixel was designed following the specifications listed above. A block diagram of the
pixel is shown in Figure 2 and the detailed pixel schematic is illustrated in Figure 3. The charge
deposited in the diode is amplified by a charge sensitive amplifier (CSA) (transistors M0−M3 in
Figure 3), which is followed by a unity gain buffer (transistors M4, M5) placed inside the feedback
loop in order to maintain a fast rise time after loading the circuit with a capacitance, and to improve
the pixel-to-pixel homogeneity. The phase margin for this design is > 75° (as simulated for different
corners). A single power supply is used for the front-end, where an NMOS device (M0 in Figure 3)
is used as input transistor. An NMOS transistor was selected for the input as it is expected to have
better performance in terms of power supply rejection ratio. The sensor capacitance for such a pixel
size in this process is expected to be up to 40 fF, taken as a conservative (worst case) value.
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Figure 2: C3PD pixel block diagram.
A power pulsing scheme has been introduced, where the most power consuming nodes of the
analogue front-end (CSA and unity gain buffer) can be set to a "power-off" state between subsequent
bunch trains. This is realised by means of multiplexing "power-on" and "power-off" biasing DACs
for each node, in order to switch between the two states. The possibility to inject test pulses with a
programmable amplitude to individual pixels was also implemented for the C3PD chip.
As explained in section 2.1, the number of PMOS transistors has been kept as low as possible.
Aside from the ones in the sensor biasing circuit (transistors M9, M10 in Figure 3), only 2 PMOS
transistors (M2, M3) are used, which have their common diffusion merged in the layout, thus
minimising the circuit area covered by P+ diffusion. The parasitic feedback capacitance (Cf b,
shown in red in Figure 3) is the drain to N-well capacitance of M2. The transistor M6 serves as the
resistive feedback (Rf b in figure 2), providing a continuous reset for the circuit. Care was put into
optimising the pixel layout, since such a design is sensitive to parasitic capacitances and different
ways of placing the devices and routing the signals would likely result in significant performance
variations. The pixel was therefore simulated systematically using the extracted layout view, in
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Figure 3: C3PD pixel schematic. The parasitic feedback capacitance is shown in red colour.
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order to take into account the parasitic capacitances. In this way the layout was optimised by means
of minimising the parasitic coupling to the sensor. The pixels are organised in a double column
structure where adjacent pixels share common biasing lines. The layout of a double pixel is shown
in Figure 4.
Figure 4: C3PD double pixel layout. The pixels are shown to the left and the right side. The
biasing lines are routed between the pixels.
2.3 Pixel matrix layout
The C3PD matrix consists of 128 × 128 pixels, arranged in 64 double columns, with 25 µm pitch.
Three slightly different variations of the pixel can be found within the matrix for prototyping
purposes. The main part of the matrix (62 double columns) consists of regular pixels, while the two
rightmost double columns include structures for testing different flavours of pixels. The first of the
testing columns comprises pixels with a metal-to-metal coupling capacitance (Ccoupl in Figure 3)
instead of a CMOS gate capacitance. The expected benefits of the metal-to-metal capacitor are its
linearity and the fact that the circuit can have a larger coupling capacitance while making more
area available for active devices. The second testing column features a modified sensor biasing
scheme, with a single PMOS transistor used to bias the sensor in order to simplify the design. The
performance of these test structures will be studied using capacitively coupled assemblies with the
readout chip.
A cluster of 3× 3monitoring pixels is placed at the bottom-right edge of the 62 regular double
columns, as will be described in section 2.4. The C3PD matrix also features alignment marks,
matching those on the readout chip. This will allow precise alignment of the two chips during
flip-chip assembly.
2.4 Chip interface
A block diagram of the chip is presented in Figure 5. In the digital domain, a standard I2C interface
has been implemented which is responsible for controlling the biasing DACs, the power pulsing
and the test pulse generation [9, 10]. Two address pins are used in order to define different chip
addresses on the I2C bus, opening the possibility of multi-chip modules. In the analogue domain,
the possibility to monitor voltages produced by the on-chip DACs has been implemented. Similarly,
any of the voltages produced by on-chip DACs can be overwritten by an external source.
In order to study the analogue performance in standalone mode, a 3 × 3 cluster of pixels with
direct readout of the preamplifier output has been implemented, with the outputs multiplexed in
– 5 –
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Figure 5: C3PD chip block diagram.
order to read them out in different configurations. Depending on the chosen configuration, the
outputs of four pixels from this cluster are monitored simultaneously in different patterns. Unity
gain buffers have been placed in the analogue periphery in order to drive these signals to the
wire-bond pads. A dedicated pixel has also been implemented where the test pulse voltage injected
into the pixel (that would typically reach the test pulse injection capacitance, Ctest , in Figure 3)
is directly connected to the coupling pad. This can be used to directly measure the capacitance
between the C3PD and the readout chip, using the known voltage on this pad and measuring the
calibrated charge deposited on the readout ASIC.
3 C3PD characterisation
The C3PD chip was tested using a custom designed setup, comprising a PCB to which the chip was
wire-bonded, an interface board providing all necessary control signals and power supplies [11],
and an FPGA development board.
Testing of the C3PD front-end was restricted to the monitored cluster of pixels in standalone
mode, without bonding the sensor to a readout chip. The characterisation of the C3PD chip was
performed using test pulses, as well as a 55Fe source. In addition to the standard thickness (250 µm),
samples thinned down to 50 µm have been received and tested. A 50 µm thin chip wire-bonded on
the PCB is shown in Figure 6. Measurement results with the C3PD chip in standalone mode are
presented in the following sections. A continuous power (without power pulsing) was used for this
set of measurements, unless otherwise stated.
3.1 I-V characteristics
The applied sensor bias voltage was scanned in order to study the I-V characteristics of the sensor.
Figure 7 presents the measured leakage current as a function of the reverse bias, for four standard
thickness samples and two samples thinned to 50 µm. The mean value of the sensor leakage current
at the nominal sensor bias of −60 V is ∼ 40 nA, measured for the full chip (corresponding to less
than 2.5 pA per pixel) at room temperature (which is also the foreseen operating temperature in
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Figure 6: C3PD chip thinned down to 50 µm, mounted and wire-bonded on the PCB.
the experiment). The corresponding power consumption is negligible compared to the total power
consumed by the chip. The breakdown occurred at a voltage between −68 and −70 V for all
measured assemblies. The measured values for the leakage current and the breakdown voltage are
suitable for operating the chip at the nominal high voltage bias of −60 V.
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Figure 7: I-V curves of the measured C3PD chips.
3.2 Measurements with test pulses
Test pulses were injected in order to characterise the analogue performance for different operating
points of the front-end. The operating point was configured scanning the on-chip DACs that are
used to bias the different nodes of the front-end (in particular the preamplifier, the unity gain
buffer and the feedback transistor). The results of these scans were used in order to determine the
optimum biasing settings with respect to the main performance parameters of the chip (amplitude,
noise, rise time of the pixel output pulse and power consumption). Test pulses were injected to
each pixel individually during these calibration measurements. Two characteristic plots are shown
in Figure 8, where the signal-to-noise ratio and rise time are measured for different biasing points
of the preamplifier and the feedback transistor. The code of the preamplifier biasing DAC is shown
on the x-axis. On the y-axis, the feedback biasing was scanned providing an external voltage
– 7 –
(overwriting the internal DAC) in order to achieve a higher range for the voltage provided to the
feedback transistor.
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Figure 8: (a) Signal-to-noise ratio and (b) rise time as measured for different biasing points of the
preamplifier and the feedback. The chosen operating point is marked in green.
Figure 9 presents the measured mean amplitude of 64 samples at the pixel output as a function
of the injected charge. The corresponding DAC code is shown on the second x-axis. The injected
charge was extracted knowing the test capacitance (see section 3.4) and monitoring the voltage level
of the test pulse as a function of the DAC code. As indicated in Figure 9, the dependence of the pixel
output amplitude on the injected input charge is linear for an injected charge up to about 1.5 ke−.
This dependence was simulated to be linear for an injected charge up to 2 ke−. The difference in
linearity can be explained due to the difference between the measured and simulated charge gain
(which is consistent with the disagreement in the feedback capacitance, as described in section 3.4).
In Figure 10 the time walk is plotted as a function of the injected charge. For this measurement,
the trigger threshold of the oscilloscope was set to 33 mV, which corresponds to the amplitude
which will inject the minimum detectable charge to the readout chip as explained in section 2.1.
The time was measured between the moment when the test pulse strobe was sent and when the
output signal crossed the threshold value. The vertical line at 800 e− represents the expected average
charge deposited by a MIP in the depletion region. In this plot, the offset resulting from the delay
of the cables has been subtracted, in order to have a better view on the threshold crossing time
depending on the input charge. As shown in Figure 10, the time walk for charges above 500 e− is
within the 10 ns time-stamping requirement. For charges below that value time walk correction can
be applied using the energy information (Time-over-Threshold) provided by the readout chip.
For the above settings an average current consumption of 2.67 µA per pixel was measured, of
which 2.44 µA is consumed by the preamplifier, and 0.23 µA by the unity gain buffer. The nominal
operating voltage for the C3PD chip is 1.8 V. Introducing the power pulsing scheme can set the
main driving nodes of the analogue front-end to a "power-off" mode, resulting in an average current
consumption of only 53 nA per pixel. A delay of about 15 µs after the power enable signal has
been measured (by injecting test pulses with a controlled delay after the power enable signal) to
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Figure 9: Output amplitude, averaged over 64 pulses, as a function of the injected test pulse DAC
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Figure 10: Time walk, averaged over 64 pulses, as a function of the injected test pulse DAC code
and corresponding injected charge.
be sufficient for the circuit to be ready to detect particles, without any noticeable effect on noise.
Therefore, assuming a duty cycle length of 30 µs (following a conservative approach and providing
a duty cycle twice as long as the measured power-up time) over the 20 ms between subsequent
bunch trains of the CLIC accelerator, the average power consumption for the matrix over the 50 Hz
cycle will be ∼ 16 mW/cm2. The average power consumption during the experiment conditions is
dominated by the "power-off" state, and could be minimised in future versions by optimising the
range of the power-off DACs. A reasonably low power consumption during the "power-on" state
is required in order to match the instantaneous power consumption that can be delivered to the
detector, which is foreseen to reach a few W/cm2 [12], and also to have the possibility to operate
the chip in lab and beam tests with continuous power and without the use of additional cooling.
– 9 –
Table 2: Pixel characteristics for monitored pixels, averaged over 6 assemblies, measured with test
pulses of 1.63 ke− charge. The simulated values are shown in the rightmost column.
Parameter Average Standard deviation Simulated
Amplitude [mV] 302 30.9 210
Noise RMS [e−] 40 3.8 45
Rise time [ns] 20.8 3.75 13.5
Power/pixel, on state [µW] 4.8 0.41 4.6
Power/pixel, off state [µW] 0.095 0.03 0.107
Additionally, in view of future HV-CMOS developments, the power consumption can be used as a
reference for applications with different powering schemes. The average power consumption of the
readout chip is expected to be at a comparable level.
The results shown in Table 2 present the average values and standard deviations of the main
pixel characteristics for all monitored pixels from four standard thickness and two thinned down
assemblies. A test pulse of 1.63 ke− (charge equivalent to the most probable energy of the photons
from an 55Fe source, as will be explained in section 3.4) was injected for the amplitude and rise time
measurements. No systematic difference has been observed between standard and thinned samples.
Simulations of the front-end were performed under the same conditions and the simulated
values are presented in the rightmost column of Table 2. Regarding the mismatch between the
simulated and the measured rise time, it can be attributed to a convolution of different factors, from
which the dominant one is believed to be additional parasitic capacitances loading the monitored
outputs. The buffers which are driving the signal to the readout have been simulated to be fast
enough, and are therefore expected to have negligible contribution to the degradation of rise time.
The measured rise time is, according to Monte Carlo simulations, close to the three-sigma value.
Measured, as well as simulated values presented in Table 2 refer to the monitored pixels. For
the regular pixels in the matrix the rise time was simulated to be ∼ 30% faster. The feedback
capacitance depends on the drain voltage of transistor M2, which is set by the the Vgs of M4, the
Vds of M6 and the Vgs of M0 in Figure 3. Uncertainties in these values can result to an extracted
Cf b different than the one present in the circuit. As the charge gain is inversely proportional to the
feedback capacitance [13], a difference in Cf b can explain the discrepancy between the simulated
and the measured charge gain.
3.3 Measurements with source
In Figure 11, the pulse amplitude spectrum from a 55Fe source is presented, measured with a
20 GSa/s sampling oscilloscope on one of the monitored pixels, along with a sample of the output
pulse shapes. The sum of two Gaussian distributions is fitted to the sampled amplitudes. As shown,
the two peaks of the fit correspond to the two most probable energies deposited by the photons from
the 55Fe source (5.9 keV and 6.49 keV), resulting in a gain of ∼ 190 mV/ke−. A tail due to charge
sharing can be seen in the measured spectrum, which is the result of measurements from only a
single monitored pixel.
– 10 –
 0
 20
 40
 60
 80
 100
 120
 140
 0  0.05  0.1  0.15  0.2  0.25  0.3  0.35  0.4
 0
 1
 2
 3
 4
 5
 6
 7
C
ou
nt
s
E
ne
rg
y 
[k
eV
]
Amplitude [V]
Gain    : 194 mV/ke
Data
5.9 keV
6.49 keV
Fe spectrum
(a)
 0.4
 0.45
 0.5
 0.55
 0.6
 0.65
 0.7
 0.75
 0.8
 0.85
 0  100  200  300  400  500  600  700  800
O
ut
pu
t V
ol
ta
ge
 [V
]
Time [ns]
(b)
Figure 11: (a) Resulting amplitude spectrum and double Gaussian fit for one of the monitored
pixels and (b) sample pulses from a 55Fe source.
3.4 Feedback and test capacitance calculation
The results from the 55Fe source measurement were used to estimate the feedback capacitance of
the C3PD amplifier. With a known 55Fe deposited energy of 5.9 keV and electron-hole pair creation
energy in silicon of 3.62 eV, we can expect a deposited charge in the detecting volume equal to
0.26 fC (or 1.63 ke−). The voltage peak corresponding to this energy is at ∼ 320 mV, as taken
from the mean value of the first Gaussian in Figure 11, which gives a charge gain of ∼ 190mV/ke−.
From the voltage peak, we can estimate a value for the feedback capacitance:
Cf b =
0.26 f C
320mV
≈ 0.81 f F (3.1)
In order to estimate the test pulse injection capacitance, Ctest , a scan of the test pulse DAC
code was performed while monitoring the pixel output (Figure 9). From this, the slope of the
output voltage amplitude as a function of the test pulse DAC code was extracted. At the DAC code
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for which the measured output voltage is close to the 320 mV corresponding to the first peak of
the 55Fe source spectrum, one can assume that a charge of 1.63 ke− is injected at the input of the
preamplifier. Once this DAC code was measured, it was possible to monitor the dedicated pixel
where the injected test pulse is output (see section 2.4) to determine the amplitude of the injected
test pulse. It was observed that an injected test pulse of 370mV results in an output amplitude close
to the one measured during tests with the 55Fe source. It is therefore a good approximation that a
370 mV test pulse will inject 1.63 ke−, resulting in an injection capacitance of ∼ 0.70 fF.
The above procedure was followed for several other samples in order to characterise their
performance with the 55Fe source and estimate their feedback and test capacitances. The results
give average values ofCf b = 0.83 fF ±15% andCtest = 0.70 fF ±2%, which are in good agreement
with the simulated post-layout extracted values (1.2 fF for Cf b and 0.8 fF for Ctest ). The analysis
followed for estimating the Cf b assumes an infinite open loop gain and no continuous reset. As
calculated, this assumption leads to a feedback capacitance overestimated by ∼ 7.5%, mainly due
to the continuous reset that is present in the circuit (provided by transistor M6, as described in
section 2.2).
4 Summary and future steps
The C3PD chip is a next-generation HV-CMOS sensor for the CLIC vertex detector R&D. Results
in standalone tests have shown a rise time of the pixel output pulse of the order of 20 ns. The
average charge gain was measured to be 190 mV/ke− with an RMS noise of 40 e−. These results
match the detector requirements. The power consumption per pixel is 4.8 µW and, taking into
account the introduced power pulsing scheme, the average power consumption for the matrix over
the 50 Hz cycle is ∼ 16.4 mW/cm2. The resulting average power consumption provides enough
margin for the readout chip in view of the target of 50 mW/cm2 total average power consumption
of the capacitively coupled assemblies.
Samples of the C3PD chip have also been thinned to 50 µm, and have been successfully tested
along with the standard 250 µm thick chips with no observed changes in their performance. All
assemblies have so far shown only small variations between devices in terms of rise time, power
consumption, signal-to-noise ratio and leakage current.
The next steps for C3PD will be to produce new versions of the chip with higher substrate
resistivity, in order to study the expected beneficial effects on the sensor performance. Further tests,
such as a study on gain and noise variations over the matrix, will take place using assemblies with
the CLICpix2 readout chip. Test beam characterisation of the capacitively coupled assemblies will
be performed in the coming months.
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